

# **JEDEC STANDARD**

---

## **Standard for Description of 3.3 V NFET Bus Switch Devices with Integrated Charge Pumps**

---

**JESD73-2**

**AUGUST 2001**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Council level and subsequently reviewed and approved by the EIA General Counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an EIA standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC Solid State Technology Association, 2500 Wilson Boulevard, Arlington, VA 22201-3834, (703)907-7559 or [www.jedec.org](http://www.jedec.org).

Published by

JEDEC Solid State Technology Association 2001  
2500 Wilson Boulevard  
Arlington, VA 22201-3834

This document may be downloaded free of charge, however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

**Price: Please refer to the current  
Catalog of JEDEC Engineering Standards and Publications or call Global Engineering  
Documents, USA and Canada (1-800-854-7179), International (303-397-7956)**

Printed in the U.S.A.  
All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by the Electronic Industries Alliance and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association  
2500 Wilson Boulevard  
Arlington, Virginia 22201-3834  
or call (703) 907-7559



## STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES WITH INTEGRATED CHARGE PUMPS

(From Board Ballot JCB-00-99, formulated under the cognizance of the JC-40  
Committee on Digital Logic.)

---

### 1 Scope

---

This standard covers specifications for a family of 3.3 V NMOS FET bus switch devices with integrated charge pumps. Not included in this document are device specific parameters and performance levels that the vendor must also supply for full device description.

The purpose of this standard is to provide a set of uniform data sheet parameters for the description of bus switch devices. This standard includes required parameters, test conditions, test levels, and measurement methods for data sheet descriptions of bus switch devices.

---

### 2 Definitions for the purpose of this document

---

**switch device:** A semiconductor logic device designed to connect or disconnect busses or control signals without active drivers in the connection path.

**connect:** A state in a switch device characterized by a minimum series impedance through the designated electrical path.

**disconnect:** A state in a switch device characterized by the high series impedance of the designated electrical path.

### 3 Standard specifications

#### 3.1 Absolute maximum continuous ratings<sup>1,2</sup>

Symbol	Parameter	Rating	Units
V <sub>DD</sub>	Supply voltage	-0.5 to 4.6	V
V <sub>I</sub>	dc input voltage, control terminals <sup>(3)</sup>	-0.5 to 5.5	V
V <sub>SW</sub>	dc switch voltage <sup>(3)</sup>	-0.5 to 5.5	V
I <sub>IK</sub>	dc input clamp	-50	mA
I <sub>OK</sub>	dc clamp current, switch terminals	-50	mA
I <sub>SW</sub>	dc continuous channel current	120	mA
T <sub>STG</sub>	Storage temperature	-65 to 150	°C

NOTE 1 Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

NOTE 2 Under transient conditions these ratings may be exceeded as defined elsewhere in this specification.

NOTE 3 The dc negative voltage ratings may be exceeded if the dc input clamp current ratings are observed.

#### 3.2 Recommended operating conditions

Symbol	Parameter	Min	Max	Unit
V <sub>DD</sub>	Supply voltage	3.0	3.6	V
V <sub>IN</sub>	Control input voltage	0	5.5	V
V <sub>SW</sub>	Switch terminal voltage	0	5.5	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

#### 3.3 Capacitance<sup>(1)</sup>

Symbol	Parameter	Condition	Typ.	Unit
C <sub>IN</sub>	Control input capacitance			pF
C <sub>SW</sub>	Switch terminal capacitance	Switch disconnected		pF

NOTE 1 Capacitance is characterized but not tested

### 3 Standard specifications (cont'd)

#### 3.4 Power supply characteristics

Symbol	Description	Test Conditions	Max	Unit
$I_{DD}$	Quiescent power supply current	$V_{DD} = 3.6 \text{ V}$ $V_{SW} = \text{GND or } V_{DD}$		mA
$\Delta I_{DD}$	Quiescent power supply current TTL control inputs high <sup>(1)</sup>	$V_{DD} = 3.6 \text{ V}$ $V_{IN} = 2.0 \text{ V}$ $V_{SW} = \text{GND}$		$\mu\text{A}$
$Q_D$	Dynamic power supply current <sup>(2)</sup>	$V_{SW} = \text{GND}$ Control pin toggling at 10 MHz and 50% duty cycle		$\mu\text{A}/\text{MHz}$

NOTE 1 Per TTL driven control input

NOTE 2 All switch inputs grounded. One control pin toggling. All other control pins at  $V_{DD}$  or GND.

#### 3.5 Switching characteristics over operating range

Symbol	Description	Min	Typ	Max	Unit
$t_{PLH}$ $t_{PHL}$	Data path propagation delay <sup>(1,2)</sup>	—			ns
$t_{PZH}$ $t_{PZL}$	Switch connect delay <sup>(1)</sup>	—			ns
$t_{PHZ}$ $t_{PLZ}$	Switch disconnect delay <sup>(1)</sup>	—			ns
$f_{CNTL}$	Control frequency <sup>(3)</sup>	—			MHz

NOTE 1 Path must be specified.

NOTE 2 This parameter is not tested.

NOTE 3 The maximum frequency at which the enable/select input can be continuously toggled without discharging the integrated charge pump. The channel frequency has no influence on the charge pump.

### 3 Standard specifications (cont'd)

#### 3.6 DC specifications

Symbol	Parameter	Test Conditions		Min	Max	Unit
$V_{IH}$	High-level input voltage			2.0	—	V
$V_{IL}$	Low-level input voltage			—	0.8	V
$V_{PASS}$	Pass voltage ( $V_O$ )	$V_{SW} = 5.0$ V $V_{DD} = 3.3$ V $I_{out} = -30$ mA		4.5		V
$R_{ON}$	Switch connect resistance <sup>(2,3)</sup>	$V_{SW} = 0$ V	$I_{SW} = (1)$	—		$\Omega$
		$V_{SW} = 2.4$ V	$I_{SW} = (1)$	—		$\Omega$
$I_{OS}$	Short circuit current <sup>(2,4)</sup>	$V_{SW} = V_{DD}$ $V_{OUT} = GND$			—	mA
$I_{DD}$	Quiescent power supply current	$V_{DD} = \text{Max.}$ , $V_{IN} = V_{DD}$ or GND		—		$\mu\text{A}$
$V_{IK}$	Clamp diode voltage	Switch Terminals $I_{SW} = -18$ mA		—		V
		Control Terminals, $I_{IN} = -18$ mA		—		V
$I_{OZ}$	Current during switch disconnect <sup>(6)</sup>	$V_{DD} = \text{Max.}$ $V_{SW} = GND$ to 5.5 V $V_{OUT} = GND$		—		$\mu\text{A}$
$I_{IL}$ $I_{IH}$	Control input current	$V_{DD} = \text{Max.}$	$V_I = GND$ $V_I = V_{DD}$	—		$\mu\text{A}$
$I_{OFF}$	Switch terminal leakage <sup>(5)</sup>	$V_{DD} = 0$ V $V_{SW} = 5.5$ V		—		$\mu\text{A}$

NOTE 1 See the manufacturer's data sheet.

NOTE 2 The connect path must be specified.

NOTE 3 Resistance is measured as  $\Delta V/\Delta I$ . For  $V_{SW} = 0$  V, the resistance is measured while  $V_{OUT}$  is pulled higher to the designated current level. For  $V_{SW} = 2.4$  V, the resistance is measured while  $V_{OUT}$  is pulled lower to the designated current level.


NOTE 4 Not more than one output should be tested at a time. Duration of the test must not exceed one second. This is an optional parameter.

NOTE 5 This is an optional parameter.

NOTE 6  $I_{OZ}$  is guaranteed with  $V_{SW}$  between GND and 5.5V, but is tested at  $V_{SW} = V_{DD}$ .




4 Test circuits and switching waveforms



$C_L = 50\text{ pF}$  or equivalent (includes test setup and probe capacitance).  
 $R_L = R_1 = 500\text{ }\Omega$  or equivalent  
 $R_T$  = Pulse generator termination resistance  
Pulse generator has the following characteristics:  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ ,  $\text{PRR} \leq 10\text{ MHz}$


Test	Switch S1
$t_{PLH}$	Open
$t_{PHL}$	Open
$t_{PZH}$	Open
$t_{PZL}$	6.0 V
$t_{PHZ}$	Open
$t_{PLZ}$	6.0 V

4.1 Propagation delay measurement




## 4 Test circuits and switching waveforms (cont'd)

### 4.2 Connect delay measurement



### 4.2 Disconnect delay measurement



NOTE Reference to Other Applicable JEDEC Standards and Publications



***JEDEC***